

LP3941A

Cellular Phone Power Management Unit

General Description

LP3941A is a complete power management IC designed for a cellular phone. It contains 11 low noise low dropout regulators, a linear charger for Li-lon battery, a backup battery charger, real time clock supply regulator, three open drain drivers, two comparators and high speed I²C compatible serial interface to program individual regulator output voltages as well as on/off control.

LP3941 is available in a LLP48 package.

Features

- 11 low dropout, low noise LDOs.
- Dedicated low current LDO for real time clock supply.
- Back-up battery charger
- A constant current / constant voltage battery charger controller with charge status indication via I²C compatible interface.

- Three open drain drivers to control a RGB LED
- I²C compatible serial interface for maximum flexibility


Applications

- GSM/EDGE cellular handsets
- Wideband CDMA cellular handsets

Key Specifications


- 3.0V to 5.5V Input Voltage Range
- 27 µV_{RMS} Output noise
- 2% (typical) Output Voltage Accuracy
- 1% Charger Voltage Accuracy

Typical Application



Connection Diagrams and Package Mark Information

48-Pin Leadless Leadframe Package See NS Package Number LQA48B



Note: Circle marks pin 1 position. Pin 1 name is N/C.

Top View

Bottom View

₩ UZYYTT 3941LQA

2009/1517

Note: The actual physical placement of the package marking will vary from part to part. The package markings "UZYY" designate assembly and manufacturing information. "TT" is a NSC internal code for die traceability. Both will vary considerably. "3941LQA" identifies the device.

Package Mark—Top View

Ordering Information

Order Number	Package Marking	Supplied As
LP3941LQ-A	LP3941LQA	250 units, Tape-and-Reel
LP3941LQX-A	LP3941LQA	2500 units, Tape-and-Reel

Note: *See LP3941A register table and LDO programming table for information on the default voltages for LP3941A.

Pin Description Pin # Name I/O Description **Type** 1 N/C _ Not used. Connect to ground. AGND3 G G Analog ground pin. 3 V_{O8} 0 Α LDO 8 Output Р 4 IN5 Input power terminal to LDO's. Must be connected to IN1-4 and IN6. 5 V_{O9} 0 LDO 9 output. Α 0 LDO 10 output. 6 V_{O10} Α 7 IN6 I Ρ Input power terminal to LDO's. Must be connected to IN1-5. 8 V₀₁₁ 0 Α LDO 11 output. 9 **DGND** G G Ground pin. 10 V_{O3} 0 LDO 3 output. Α 11 IN2 ı Р Input power terminal to LDO's. Must be connected to IN1 and IN3-6. 0 12 V_{O2} Α Ρ 13 IN1 ı Input power terminal to LDO's. Must be connected to IN2-6. 14 V_{O1} 0 LDO 1 output. Α PS-HOLD 15 1 D Active low off key initiated by the micro controller. BU_BAT 16 ı Α Back-up battery connection. VRTC 17 0 Α RTC_LDO output. IN (COMP1) Non-inverting inout of the comparator 1. 18 Ι OUT (COMP1) 0 Output of the comparator 1. 19 Α AGND1 G G 20 Analog ground pin. 21 IN (COMP2) ı Α Non-inverting input of the comparator 2. OUT (COMP2) 0 Α Output of the comparator 2. **REF-BYP** 23 Τ Α Reference bypass capacitor. 0 24 V_{O7} Α LDO 7 output. LDO 6 on/off pin. Internal pull-down resistor of 1 M Ω . 25 V_{06} -EN Τ D IN4 Ρ Input power terminal to LDO's. Must be connected to IN1-3 and IN5-6. 26 I 27 0 Α LDO 6 output. V_{O6} 0 Α 28 V_{O5} LDO 5 output. Р IN3 Input power terminal to LDO's. Must be connected to IN1-2 and IN4-6. 29 ı 30 V_{O4} 0 Α LDO 4 output. 31 BSNS Main battery ID resistor connection. ı Α 32 $\overline{\mathsf{ON}}$ 0 OD Inverted open drain output signal of the ON input. Pulled low when ON is pulled high and open drain when ON is pulled low. There is no significant delay between the ON signal going high and ON pin going low. The delay between ON signal going low and ON pin is determined by the pull up current and capacitance connected to this pin. Battery voltage sense pin. Should be connected as close to the battery's + 33 BATT_{SENSE} 1 Α terminal as possible. Drive 0 34 Α Gate drive to the external MOSFET. BATT 0 Battery supply input terminal. Must have 10 µF ceramic capacitor to GND. 35 Α V_{O5}-EN 36 Τ D LDO 5 on/off pin. Internal pull down resistor of 1 M Ω . RTC_ALARM 37 I D RTC_ALARM input. Active high power On/Off key. This pin is pulled to GND by an internal 200 38 ON Τ D HF_PWR D Active high Hands Free connection signal. This pin has an internal 200 k Ω 39 1 pull down resistor. CHG_IN Ī Р Charger input from a current limited power source. Must have a 1 µF ceramic 40 capacitor to GND. 41 0 Α Charge current sense resistor. I_{SENSE} 42 RESET 0 OD Reset output. Active low. (See Power Up Timing Diagram.)

Pin Description (Continued)

Pin #	Name	I/O	Туре	Description
43	AGND2	G	G	Analog ground pin.
44	SCL	I	D	Serial interface clock input.
45	SDA	I/O	D	Serial interface data input/output.
46	LED1	0	OD	LED driver output pin.
47	LED2	0	OD	LED driver output pin.
48	LED3	0	OD	LED driver output pin.

A: Analog Pin D: Digital Pin G: Ground Pin P: Power Pin I: Input Pin I/O: Input/Output Pin O: Output Pin OD: Open Drain Pin

Absolute Maximum Ratings (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

CHG-IN -0.3V to +12V

IN1-6, BATT, SDA, SCL, ON, HF-PWR, PS-HOLD, SYS, COMP1_IN, COMP2_IN, CHG_IN, BSNS, V_{OS}-EN,

 V_{O6} -EN, LED1-3,

RTC_ALARM, BU_BAT, V_{RTC},

RESET, BATT_{SENSE}. -0.3V to +6V

REFBYP, ON, PS-HOLD,

COMP1_OUT, COMP2_OUT

to GND -0.3V to $+V_{BAT} + 0.3V$

 $\begin{array}{lll} V_{O1} \text{ to GND} & -0.3 \text{V to } + V_{\text{IN1}} + 0.3 \text{V} \\ V_{O2}, \ V_{O3} \text{ to GND} & -0.3 \text{V to } + V_{\text{IN2}} + 0.3 \text{V} \\ V_{O4}, \ V_{O5} \text{ to GND} & -0.3 \text{V to } + V_{\text{IN3}} + 0.3 \text{V} \\ V_{O6}, \ V_{O7} \text{ to GND} & -0.3 \text{V to } + V_{\text{IN4}} + 0.3 \text{V} \end{array}$

 V_{O8} , V_{O9} to GND -0.3V to $+V_{IN5} + 0.3V$

 V_{O10} , V_{O11} to GND -0.3V to $+V_{IN6} + 0.3V$

GND to GND SLUG ±0.3V

Maximum Continuous Power Dissipation

 $\begin{array}{ll} (P_{D_MAX}) \ (Note \ 3) & 3.07W \\ \\ \text{Junction Temperature} \ (T_{J\text{-}MAX}) & 150 ^{\circ}\text{C} \\ \\ \text{Storage Temperature Range} & -65 ^{\circ}\text{C to } +150 ^{\circ}\text{C} \end{array}$

Maximum Lead Temperature

(Soldering) (Note 4)

ESD Ratings (Note 5)

All Pins 2 kV HBM 200V MM

Operating Ratings (Notes 1, 2)

 V_{IN} 3.0V to 6.0V V_{EN} 0V to $(V_{IN} + 0.3V)$ Junction Temperature (T_J) Range -40°C to $+125^{\circ}\text{C}$ Ambient Temperature (T_A) Range

/Mision remperature (TA) riange

(Note 6) -40° C to $+85^{\circ}$ C

Thermal Properties (Note 7)

Junction-to-Ambient Thermal

Resistance (θ_{JA}) 26°C/W

Electrical Characteristics

Unless otherwise noted, $V_{IN} = 2.5V$ to 5.5V, C_{IN} (IN1-6) = 4.7 μ F, C_{OUT} (V_{O1} and V_{O9}) = 4.7 μ F, C_{OUT} (V_{O2} , V_{O3} , V_{O7} , V_{O8} , V_{O10} and V_{O11}) = 2.2 μ F, C_{OUT} (V_{O4} to V_{O6}) = 1 μ F, C_{OUT} (V_{RTC}) = 1 μ F ceramic, $C_{BYP} = 0.1$ μ F. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9, 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _Q	Shutdown Supply Current	$V_{\rm BATT}$ = 2.1V, UVLO on, internal logic generator on, $V_{\rm RTC}$ off, all other circuits off.		14		μА
	No Load Supply Current, LDO 1 & 3 & 5 on	$V_{\rm BATT}$ = 3.6V, LDOs $V_{\rm O1}$, $V_{\rm O3}$ and $V_{\rm O5}$ on, back-up battery charger and $V_{\rm RTC}$ on, charger disconnected, comparator 1 & 2 on.		310		μА
	No Load Supply Current	V _{BATT} = 3.6V, All LDOs on, charger disconnected.		500		μА
BATTERY	UNDER VOLTAGE LOCKOUT			•		•
V _{UVLO-R}	Under Voltage Lock-Out	V _{BATT} Rising	2.91	3.1	3.32	V
V _{UVLO-F}	Under Voltage Lock-Out	V _{BATT} Falling	2.15	2.49	2.85	V
V _{TH-POR}	Power-On Reset Threshold	V _{BATT} Falling Edge	1	1.7	2.3	V
THERMAL	. SHUTDOWN					
	Threshold Hysteresis			160 10		°C
OUTPUT (CAPACITORS			'		•
C _{OUT}	Capacitance		1		20	μF
	ESR		5		500	mΩ
LOGIC AN	ID CONTROL INPUTS					
V _{IL}	Input Low Level	PS-HOLD, ON, BSNS, HF-PWR, RTC_ALARM, SDA, SCL, V_{O5} -EN, V_{O6} -EN. $2.5V \le V_{BATT} \le 5.5V$			0.4	V

Electrical Characteristics (Continued)

Unless otherwise noted, V_{IN} = 2.5V to 5.5V, C_{IN} (IN1-6) = 4.7 μ F, C_{OUT} (V_{O1} and V_{O9}) = 4.7 μ F, C_{OUT} (V_{O2} , V_{O3} , V_{O7} , V_{O8} , V_{O10} and V_{O11}) = 2.2 μ F, C_{OUT} (V_{O4} to V_{O6}) = 1 μ F, C_{OUT} (V_{RTC}) = 1 μ F ceramic, C_{BYP} = 0.1 μ F. Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9, 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
LOGIC AN	D CONTROL INPUTS				•	•
V _{IH}	Input High Level	PS-HOLD, ON, BSNS, HF-PWR,				
		RTC_ALARM, SDA, SCL, V _{O5} -EN,	2.0			V
		V _{O6} -EN.	2.0			\ \ \
		$2.5V \le V_{BATT} \le 5.5V$				
I _{IL}	Logic Input Current	SDA, SCL	-5		+5	
		$0V \le V_{IN} \le 5.5V$	-5		+5	μΑ
	PS-HOLD Input Current	$0V \le V_{IN} \le V_{BATT}$	-5		+5	μA
R _{IN}	ON, HF_PWR Pull-Down			200		kΩ
	Resistance to GND			200		K52
	V _{O5} -EN, V _{O6} -EN, RTC_ALARM			1700		kΩ
	Pull Down Resistance to GND			1700		K52
LOGIC AN	D CONTROL OUTPUTS					
V _{OL}	ON Output Low Level	I _{SINK} = 1 mA			0.4	V
I _{LEAKAGE}	ON Open Drain Leakage	$\overline{V_{ON}} = 4.2V$			5	μA
I _{O-MAX}	ON, RESET, OUT (COMP1),					
	OUT (COMP2) Output				5	mA
	Maximum Sink/Source Current					

V_{O1} LDO Electrical Characteristics

Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +85°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	$1 \text{ mA} \le I_{\text{OUT}} \le 200 \text{ mA}, V_{\text{OUT}} = 2.2V$ $3.0V \le V_{\text{BATT}} = V_{\text{IN}} \le 5.5V$	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 200 mA Programming Resolution = 100 mV	1.5	1.8	3.0	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			200	mA
	Output Current Limit	$V_{OUT} = 0V$		780		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 100 mA		70	254	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 100 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 200 \text{ mA}$		10		
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 4.7 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 4.7 μF		60		dB
C _{OUT}	Output Capacitance	1 mA ≤ I _{OUT} ≤ 200 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown ON-signal	$C_{OUT} = 4.7 \mu F$, $I_{OUT} = 200 \text{ mA}$ (Note 10)	80	120	180	μs

Note: This LDO will be ON after start up by default.

Note: $(V_{OUT} + 0.25V, 3.0V)_{MAX}$ means greater of the two. That is 3.0V if $V_{OUT} < 2.75V$.

Note: The PMU can switch off if battery voltage is below 3.0V due to under voltage lockout designed to protect the battery from excessive discharge at low voltages.

Note: The start-up time (t_{START-UP}) is defined as the time between the rising edge of ON-, HF_PWR-, RTC ALARM- or CHG_IN- pins going high and activating the power-up sequence of the LP3941A.

 V_{O2} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 200 mA, V _{OUT} = 2.2V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 200 mA Programming Resolution = 100 mV	1.5	2.8	3.0	V
I _{OUT}	Output Current	$egin{aligned} \left(V_{OUT} + 0.25V, \ 3.0V ight)_{MAX} \leq V_{BATT} \ V_{BATT} = V_{IN} \leq 5.5V \end{aligned}$			150	mA
	Output Current Limit	V _{OUT} = 0V		540		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 75 mA		30	174	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 75 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$		12	41	
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 2.2 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 2.2 μF		57		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μΑ
C _{OUT}	Output Capacitance	0 mA ≤ I _{OUT} ≤ 150 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 2.2 \mu F$, $I_{OUT} = 150 \text{ mA}$ (Note 10)		60		μs

 V_{O3} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 150 mA, V _{OUT} = 2.7V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 150 mA Programming Resolution = 100 mV	2.5	3.0	3.2	V
I _{OUT}	Output Current	$oxed{ (V_{OUT} + 0.25V, 3.0V)_{MAX} \leq V_{BATT} } \ V_{BATT} = V_{IN} \leq 5.5V $			150	mA
	Output Current Limit	$V_{OUT} = 0V$		520		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 75 mA		30	156	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 75 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V$, 1 mA $\leq I_{OUT} \leq 150$ mA		12	41	
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 2.2 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 2.2 μF		56		dB
I _{GND}	Ground Current	I _{OUT} = 500 μA		30		μA
C _{OUT}	Output Capacitance	0 mA ≤ I _{OUT} ≤ 150 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 2.2 \mu F$, $I_{OUT} = 150 \text{ mA}$ (Note 10)		60		μs

Note: This LDO will be ON after start-up by default. It can be disabled via the register file.

 V_{O4} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 50 mA, V _{OUT} = 2.2V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	$0 \ \mu A \le I_{OUT} \le 50 \ mA$ Programming Resolution = 100 mV	1.5	3.0	3.0	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			50	mA
	Output Current Limit	V _{OUT} = 0V		140		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 25 mA		7	90	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 25 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 50 \text{ mA}$		4	31	1
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 1.0 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 1.0 μF		56		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μΑ
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 50 mA	1		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 1.0 \mu F$, $I_{OUT} = 50 \text{ mA}$ (Note 10)		60		μs

V_{O5} LDO Electrical Characteristics

Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 50 mA, V _{OUT} = 2.2V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 50 mA Programming Resolution = 100 mV	2.5	2.8	3.2	V
I _{OUT}	Output Current	$egin{aligned} \left(V_{OUT} + 0.25V, \ 3.0V ight)_{MAX} \leq V_{BATT} \ V_{BATT} = V_{IN} \leq 5.5V \end{aligned}$			50	mA
	Output Current Limit	V _{OUT} = 0V		160		
V_{IN} - V_{OUT}	Dropout Voltage	I _{OUT} = 25 mA		7	90	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 25 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V$, 1 mA $\leq I_{OUT} \leq 50$ mA		4	31	
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 1.0 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 1.0 μF		56		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μA
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 50 mA	1		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 1.0 \mu F, I_{OUT} = 50 \text{ mA}$ (Note 10)		60		μs

Note: This LDO will be ON after start-up by default.

Note: This LDO has an external active high enable pin, V_{05} -EN as well as the internal register enable bit. The LDO is on if either of these is "1" (OR-function). The enable bit is "1" by default and can be disabled via the register file.

 V_{O6} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 50 mA, V _{OUT} = 2.7V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	$0 \mu A \le I_{OUT} \le 50 mA$ Programming Resolution = 100 mV	2.5	2.8	3.2	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			50	mA
	Output Current Limit	V _{OUT} = 0V		170		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 25 mA		7	90	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 25 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 50 \text{ mA}$		4	31	1
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 1.0 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 1.0 μF		56		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μΑ
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 50 mA	1		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 1.0 \mu F$, $I_{OUT} = 50 \text{ mA}$ (Note 10)		60		μs

Note: This LDO has an external active high enable pin, V_{O6}-EN as well as an internal register enable bit. The LDO is on if either of these is "1" (OR-function). The enable bit is "0" by default and can be enabled via the register file.

V_{O7} LDO Electrical Characteristics

Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 150 mA, V _{OUT} = 2.7V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	$0 \mu A \le I_{OUT} \le 150 mA$ Programming Resolution = 100 mV	2.5	3.0	3.2	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			150	mA
	Output Current Limit	V _{OUT} = 0V		500		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 75 mA		30	173	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 75 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$		10	41	
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 2.2 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 2.2 μF		57		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μA
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 150 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 2.2 \mu F$, $I_{OUT} = 150 \text{ mA Note}$		60		μs

 V_{O8} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 150 mA, V _{OUT} = 2.7V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 150 mA Programming Resolution = 100 mV	2.5	3.0	3.2	V
I _{OUT}	Output Current	$\left(V_{OUT} + 0.25V, 3.0V\right)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			150	mA
	Output Current Limit	V _{OUT} = 0V		510]
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 75 mA		30	173	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 75 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$		12	41	
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 2.2 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 2.2 μF		57		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μA
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 150 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 2.2 \mu F$, $I_{OUT} = 150 \text{ mA}$ (Note 10)		60		μs

 V_{O9} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 200 mA, V _{OUT} = 2.2V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	0 μ A \leq I _{OUT} \leq 200 mA Programming Resolution = 100 mV	1.5	3.0	3.0	V
I _{OUT}	Output Current	$egin{aligned} \left(V_{OUT} + 0.25V, \ 3.0V ight)_{MAX} \leq V_{BATT} \ V_{BATT} = V_{IN} \leq 5.5V \end{aligned}$			200	mA
	Output Current Limit	V _{OUT} = 0V		770		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 100 mA		50	288	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 100 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V$, 1 mA $\leq I_{OUT} \leq 200$ mA		15	44	1
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 4.7 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 4.7 μF		60		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μΑ
C _{OUT}	Output Capacitance	1 μA ≤ I _{OUT} ≤ 200 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 4.7 \mu F$, $I_{OUT} = 200 \text{ mA}$ (Note 10)		60		μs

 V_{O10} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to $+125^{\circ}C$. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 150 mA, V _{OUT} = 2.2V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-3	±1.0	+3	%
V _{OUT} Range	Programmable Output Voltage Range	$0 \mu A \le I_{OUT} \le 150 mA$ Programming Resolution = 100 mV	1.5	2.5	3.0	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			150	mA
	Output Current Limit	V _{OUT} = 0V		610		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 75 mA		30	204	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 75 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 150 \text{ mA}$		12	41	1
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 2.2 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 2.2 μF		57		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μA
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 150 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 2.2 \mu F$, $I_{OUT} = 150 \text{ mA}$ (Note 10)		60		μs

 V_{O11} LDO Electrical Characteristics
Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT} Accuracy	Output Voltage	1 mA \leq I _{OUT} \leq 200 mA, V _{OUT} = 2.7V 3.0V \leq V _{BATT} = V _{IN} \leq 5.5V	-2	±2.0	+5	%
V _{OUT} Range	Programmable Output Voltage Range	$0 \mu A \le I_{OUT} \le 200 mA$ Programming Resolution = 100 mV	1.8	1.8	3.3	V
I _{OUT}	Output Current	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V$			200	mA
	Output Current Limit	V _{OUT} = 0V		900		
V _{IN} -V _{OUT}	Dropout Voltage	I _{OUT} = 100 mA		50	302	mV
ΔV_{OUT}	Line Regulation	$(V_{OUT} + 0.25V, 3.0V)_{MAX} \le V_{BATT}$ $V_{BATT} = V_{IN} \le 5.5V, I_{OUT} = 100 \text{ mA}$		3		mV
	Load Regulation	$V_{IN} = 3.6V, 1 \text{ mA} \le I_{OUT} \le 200 \text{ mA}$		15	44]
e _N	Output Noise Voltage	10 Hz \leq f \leq 100 kHz, C _{OUT} = 4.7 μ F		27		μV _{RMS}
PSRR	Power Supply Ripple Rejection Ratio	f = 217 Hz, C _{OUT} = 4.7 μF		60		dB
I _{GND}	Ground Current	I _{OUT} = 100 μA		30		μA
C _{OUT}	Output Capacitance	1 mA ≤ I _{OUT} ≤ 200 mA	2		20	μF
	Output Capacitor ESR		5		500	mΩ
t _{START-UP}	Start-Up Time from Shutdown	$C_{OUT} = 4.7 \mu F$, $I_{OUT} = 200 \text{ mA}$ (Note 10)		60		μs

 V_{RTC} LDO Electrical Characteristics
Unless otherwise noted, 2.5V < V_{BU_BAT} < 3.3V. Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OUT}	Output Voltage	$I_{OUT} \le 50 \mu A, V_{OUT} = 1.8V$	1.6	1.8	2.0	V
Accuracy		$2.15V \le V_{BU-BAT} \le 3.3V$	1.0	1.0	2.0	
IQ	Quiescent Current	$I_{OUT} = 6 \mu A$		2.6	6	μΑ
I _{OUT}	Output Current	$2.15V \le V_{BU-BAT} \le 3.3V$		10	50	μA
	Output Current Limit	$V_{OUT} = 0V$	1000	2000	10000	μΑ
V _{IN} -V _{RTC}	Dropout Voltage	I _{OUT} = 50 mA		150	190	mV
PSRR	Power Supply Ripple	f = 100 Hz, C _{OUT} = 1.0 μF		20		dB
	Rejection Ratio			20		ub
C _{OUT}	Output Capacitance	1 mA ≤ I _{OUT} ≤ 200 mA	0.75	1.0	2.2	μF
	Output Capacitor ESR		5		500	mΩ

Note: The RTC_LDO can be disabled via the I²C compatible interface by setting the corresponding disable bit. See Table 1 for further details.

Back-Up Charger Electrical Characteristics

Unless otherwise noted, $V_{IN} = V_{BATT} = 3.6V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IN}	Operational Voltage Range			V _{OUT} + 0.4	5.5	V
V _{OUT} Accuracy	Output Voltage	$I_{OUT} \le 50 \ \mu\text{A}, \ V_{OUT} = 3.15 V$ $V_{OUT} + 0.4 \le V_{BATT} \le 5.5 V$	3.0	3.15	3.3	V
IQ	Quiescent Current	I _{OUT} < 50 μA		25		μA
I _{OUT}	Output Current	$V_{OUT} + 0.4 \le V_{BATT} = V_{IN} \le 5.5V,$ $V_{OUT} = 3.0V$		70	150	μА
	Output Current Limit	$3.2V \le V_{BATT} = V_{IN} \le 5.5V$ $V_{OUT} = 0V$	0.7	1.5	2	mA
PSRR	Power Supply Ripple Rejection Ratio	$\begin{split} I_{OUT} & \leq 50 \; \mu\text{A}, \; V_{OUT} = 3.15V \\ V_{OUT} + 0.4 & \leq V_{BATT} = V_{IN} \leq 5.5V \\ f & < 10 \; \text{kHz} \end{split}$		15		dB
C _{OUT}	Output Capacitance	0 μA ≤ I _{OUT} ≤ 100 μA		0.1	·	μF
	Output Capacitor ESR		5		500	mΩ

Note: The back-up battery charger can be disabled by setting the corresponding enable bit '0' via the 12C interface. See Table 1 for further details.

Comparators' Electrical Characteristics

Unless otherwise noted, V_{BATT} = +2.5V to 5.5V, V_{O3} = 3.0V, V_{CM} = 0.27V. Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _T	Comparator Trip Voltage		230	270	300	mV
I _B	Input Bias Current	V _{INV} = 1.3V		0.01	0.15	μΑ
I _{os}	Input Offset Current			1		nA
PSRR	Power Supply Rejection Ratio	$2.7V \le V_{BATT} \le 5.5V$		50		dB
V _{OL}	Output Voltage Low	I _{SINK} = 1 mA		0.24	0.37	V
V _{OH}	Output Voltage High	I _{SOURCE} = 1 mA	2.57	V _{O3} -0.25	3	V
t _{PLH}	Propagation Delay Low to High	Overdrive = 100 mV (Note 10)		5		μs
t _{PHL}	Propagation Delay High to Low	Overdrive = 100 mV (Note 10)		5		μs
t _{LH}	Rise Time Low to High	Overdrive = 100 mV C _{OUT} = 10 pF (Note 10)		5		ns
t _{HL}	Fall Time High to Low	Overdrive = 100 mV C _{OUT} = 10 pF (Note 10)		5		ns

Comparators' Electrical Characteristics (Continued)

Unless otherwise noted, $V_{BATT} = +2.5V$ to 5.5V, $V_{O3} = 3.0V$, $V_{CM} = 0.27V$. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125°C. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
IQ	Quiescent Current per			-		
	Comparator			5		μΑ

Note: Comparator output buffers are powered by LDO3 output voltage.

RESET Electrical Characteristics

Unless otherwise noted, $V_{BATT} = +2.5V$ to 5.5V. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125 $^{\circ}C$. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output Voltage High	Internal Logic Supply	V _{O3} -0.2			V
		I _{SOURCE} = 0 μA	V _{O3} -0.2			v
V _{OL}	Output Voltage Low	Internal Logic Supply			0.4	V
		I _{SINK} = 500 μA			0.4	V
V _{TSHLD}	V _{O1} Threshold	V _{O1} Rising	90	93	96	%
		V _{O1} Falling	82	85	88	%
t _{DELAY}	RESET Active Time-Out Period	From V _{O1} ≥ 93% until RESET = High	34	40	47	ms
t _{PS-HOLD}	PS-HOLD Timer	From RESET = Hi to PS-HOLD = Hi				
		From PS-HOLD = Low to RESET =	29	35	41	ms
		Low				
t _{RESET}	Shut-Down Timer	From RESET = Low until LDOs	51	60	70	
		turned off (no output regulation)	31	00	/0	ms
R _{PU}	Pull-up Resistance to V _{O1}			14		kΩ
I _{S-MAX}	Maximum Sink Current				5	mA

LED Driver Electrical Characteristics

Unless otherwise noted, $V_{BATT} = +2.5V$ to 5.5V. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to $+125^{\circ}C$. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OL}	LED1-3 Output Low Level	I _{SINK} = 40 mA		0.17	0.55	V
I _{LEAKAGE}	LED1-3 Off Leakage Current	$V_{DR} = 5.5V$		4		μA

Main Battery Charger Electrical Characteristics

Unless otherwise noted, $V_{CHG-IN} = 5V$, $V_{BATT} = 4V$. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to +125 $^{\circ}C$. (Notes 2, 9, 8, 12)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CHG-IN}	Input Voltage Range		4.5		12	V
	Operating Range	Battery Connected	4.5		6	ľ
V _{OK⁻TSHD}	Adapter OK Trip Point	V _{CHG-IN} -V _{BATT} Rising		80		mV
	(CHG-IN)	V _{CHG-IN} -V _{BATT} Falling		30		mV
V _{UVLO⁻TSHD}	Under Voltage Lock-Out Trip	V _{CHG-IN} Rising	3.85	4.25	4.65	V
	Point	V _{CHG-IN} Falling		3.90		V
V _{OVLO⁻TSHD}	Over Voltage Lock-Out Trip	V _{CHG-IN} Rising	5.46	6.00	6.54	V
	Point	V _{CHG-IN} Falling		5.80		V
I _{BATTSENSE}	Leakage Current	V _{BATT} = 4.2V		8		μA
I _{BATT}	Battery Input Current	V _{CHG-IN} ≤ 4V		2		μA
		Charging Complete, charger connected, V _{BATT} = 4.1V			150	μA

Main Battery Charger Electrical Characteristics (Continued)

Unless otherwise noted, $V_{CHG-IN} = 5V$, $V_{BATT} = 4V$. Typical values and limits appearing in normal type apply for $T_J = 25$ °C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, –40 to +125°C. (Notes 2, 9, 8, 12)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{CHG}	Fast Charge Current Accuracy	I _{CHG} = 700 mA	-10	±5	+10	%
	Fast Charge Current Range		478		937	mA
	Programmable Charging			43		mΛ
	Current Step			43		mA
I _{PRE} -CHG	Pre-Charge Current	V _{BATT} = 2V	28	42	59	mA
R _{SENSE}	Internal Current Sense			120		mΩ
	Resistance			120		11152
	Internal Current Sense Resistor				1.2	А
	Load Current				1.2	_ ^
CHARGING	PERFORMANCE					
V_{BATT}	Battery Regulation Voltage	T _A -40°C to +85°C	4.015	4.1	4.19	
	(CV Mode, for 4.1V Cell)		4.015	4.1	4.13	
	Battery Regulation Voltage	T _A -40°C to +85°C	4.115	4.2	4.289	
	CV mode, for 4.2V Cell)		4.115	4.2	4.209	
V_{CHG-Q}	Full Charge Qualification	V _{BATT} Rising, Transition from	2.8	3.0	3.2	V
	Threshold	Pre-Charge to Full Current	2.0	5.0	5.2	v
$V_{BAT-RST}$	Restart Threshold Voltage	V _{BATT} Falling, Transition from EOC,		3.9		
	(For 4.1V Cell)	to Pre-Qual State		0.5		V
	Restart Threshold Voltage	V _{BATT} Falling, Transition from EOC,		4.0		ľ
	(For 4.2 Cell)	to Pre-Qual State		۲.0		
t_{EOC}	Time to EOC State	-40°C to +85°C (Note 10)	4.80	5.625	6.55	Hrs
A/D CONVI	ERTER PERFORMANCE					
	Resolution			8		Bits
INL	Relative Accuracy		-1		+1	LSB
DNL	Differential Nonlinearity	No Missing Code	-1		+1	LSB

Note: While charging a Li-Ion battery with this charger is possible in cold temperatures (generally below -5°C-0°C) is possible with the LP3941A, charging a battery outside its manufacturer recommended temperature limits is strongly discouraged.

I²C Compatible Interface Electrical Characteristics

Unless otherwise noted, $V_{BATT} = +2.5V$ to 5.5V. Typical values and limits appearing in normal type apply for $T_J = 25^{\circ}C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40 to $+125^{\circ}C$. (Notes 2, 8, 9)

Symbol	Parameter	Condition	Min	Тур	Max	Units
F _{CLK}	Clock Frequency				400	kHz
t _{BF}	Bus-Free Time between START and STOP	(Note 10)	1.3			μs
t _{HOLD}	Hold Time Repeated START Condition	(Note 10)	0.6			μs
t _{CLK-LP}	CLK Low Period	(Note 10)	1.3			μs
t _{CLK-HP}	CLK High Period	(Note 10)	0.6			μs
t _{SU}	Set-Up Time Repeated START Condition	(Note 10)	0.6			μs
t _{DATA-HOLD}	Data Hold Time	(Note 10)	0			μs
t _{DATA-SU}	Data Set-Up Time	(Note 10)	100			ns
t _{SU}	Set-Up Time for STOP Condition	(Note 10)	0.6			μs
t _{TRANS}	Maximum Pulse Width of Spikes that must be suppressed by the input filter of both DATA & CLK signals.	(Note 10)		50		ns

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: The amount of Absolute Maximum power dissipation allowed for the device depends on the ambient temperature and can be calculated using the formula

I²C Compatible Interface Electrical Characteristics (Continued)

$$P = (T_J - T_A)/\theta_{JA}, \tag{1}$$

where T_J is the junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 150^{\circ}$ C (typ.) and disengages at $T_J = 140^{\circ}$ C (typ.).

Note 4: For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless Leadframe Package (LLP) (AN-1187).

Note 5: The Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. (MIL-STD-883 3015.7) The machine model is a 200 pF capacitor discharged directly into each pin. (EAIJ)

Note 6: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = 125^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

Note 7: Junction-to-ambient thermal resistance (θ_{JA}) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51–7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 μ m/1.8 μ m/18 μ m/36 μ m (1.5 oz/1 oz/1 oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

The value of θ_{JA} of this product can vary significantly, depending on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high V_{IN} , high I_{OUT}), special care must be paid to thermal dissipation issues. For more information on these topics, please refer to *Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and Power Dissipation* section of this datasheet.


Note 8: All limits are guaranteed by design, test and/or statistical analysis. All electrical characteristics having room-temperature limits are tested during production with $T_J = 25^{\circ}$ C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.


Note 9: Capacitors: Low-ESR Surface-Mount Ceramic Capacitors are (MLCCs) used in setting electrical characteristics.


Note 10: Guaranteed by design.


Note 11: Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply in cases it implies operation with an input voltage below the 3.0V minimum appearing under Operating Ratings. For example, this specification does not apply for devices having 1.5V outputs because the specification would imply operation with an input voltage at or about 1.5V.


Note 12: LP3941A is not intended as a Li-Ion battery protection device. Battery used in this application should have an adequate internal protection.




















20094510


Typical Performance Characteristics Under nominal conditions. This means, unless otherwise noted, $T_A = 25^{\circ}C$, $V_{BATT} = 3.6V$, $V_{BU_BATT} = 3.15V$. (Continued)





Charging Termination Voltage







20094513

Back-Up Battery Charging Current

20094514





LP3941A Serial Port Communication Address Code 7h'7E

Numbers in parentheses indicate default setting: (0) bit is set to low state, and (1) bit is set to high state. R/O –Read Only, All other bits are Read and Write.

TABLE 1. LP3941 Control and Data Codes

	IABLE 1. LF3941 Collitor and Data Codes								
Addr	Register	7	6	5	4	3	2	1	0
8h'00	Enable	LDO7-EN	LDO6-EN	LDO5-EN	LDO4-EN	LDO3-EN	LDO2-EN	LDO1-EN	LDO8-EN
		(0)	(0)	(1)	(0)	(1)	(0)	(1)	(0)
8h'01	LDO9/	LDO9	LDO9	LDO9	LDO9	LDO1	LDO1	LDO1	LDO1
	LDO1 Data	Code 3	Code 2	Code 1	Code 0	Code 3	Code 2	Code 1	Code 0
	Code	(1)	(1)	(1)	(1)	(0)	(0)	(1)	(1)
8h'02	LDO10/	LDO10	LDO10	LDO10	LDO10	LDO2	LDO2	LDO2	LDO2
	LDO2 Data	Code 3	Code 2	Code 1	Code 0	Code 3	Code 2	Code 1	Code 0
	Code	(1)	(0)	(1)	(0)	(1)	(1)	(0)	(1)
8h'03	LDO8/	Not Used	LDO8	LDO8	LDO8	Not Used	LDO3	LDO3	LDO3
	LDO3 Data	(0)	Code 2	Code 1	Code 0	(0)	Code 2	Code 1	Code 0
	Code		(1)	(0)	(1)		(1)	(0)	(1)
8h'04	LDO11/	LDO11	LDO11	LDO11	LDO11	LDO4	LDO4	LDO4	LDO4
	LDO4 Data	Code 3	Code 2	Code 1	Code 0	Code 3	Code 2	Code 1	Code 0
	Code	(0)	(0)	(0)	(0)	(1)	(1)	(1)	(1)
8h'05	LDO5	Not Used	Not Used	Not Used	Not Used	Not Used	LDO5	LDO5	LDO5
	Data Code	(0)	(0)	(0)	(0)	(0)	Code 2	Code 1	Code 0
							(0)	(1)	(1)
8h'06	LDO6	Not Used	Not Used	Not Used	Not Used	Not Used	LDO6	LDO6	LDO6
	Data Code	(0)	(0)	(0)	(0)	(0)	Code 2	Code 1	Code 0
							(0)	(1)	(1)
8h'07	LDO7	Not Used	Not Used	Not Used	Not Used	Not Used	LDO7	LDO7	LDO7
	Data Code	(0)	(0)	(0)	(0)	(0)	Code 2	Code 1	Code 0
							(1)	(0)	(1)
8h'08	Charger	Not Used	Not Used	Not Used	4.1V/4.2V	Charger	Charger	Charger	Charger
	Register –1	(0)	(0)	(0)	(1)	Current	Current	Current	Current
						Code 3 (0)	Code 2 (0)	Code 1 (0)	Code 0 (1)
8h'09	Charger	Not Used	Not Used	Not Used	EOC	Charging	EOC Sel-1	EOC Sel-0	Charger-
	Register –2	(0)	(0)	(0)	R/O	R/O	(0)	(1)	DIS
									Off/On
	0	1,500,511	15040 511	15044 511		DT0 1 D0	1.554	1.550	(0)
8h'0a	Control/	LDO9-EN	LDO10-EN	LDO11-EN	Back-Up	RTC_LDO	LED1	LED2	LED3
	Enable	(0)	(0)	(0)	Battery	Disable	Enable	Enable	Enable
					Charger Enable	(0)	(0)	(0)	(0)
					I				
8h'0b	ADC	Not Used	Not Used	Not Used	(1) Not Used	ADC Start	ADC EN	ADC	ADC
01100	Control	(0)	(0)	(0)	(0)	(0)	(0)	Mux-1	Mux-0
	Register	(0)	(0)	(0)	(0)	(0)	(0)	(1)	(1)
8h'0c	ADC	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
01100	Output	R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
	Register	11/0	11/0	11/0	100	100	100	11/0	170
8h'0d	Power-On-	R/O	R/O	R/O	R/O	ON	RTC	CHG_IN	HF_PWR
onou	Reason	(0)	(0)	(0)	(0)	R/O	ALARM	R/O	R/O
	Register	(0)	(0)	(0)	(0)	170	R/O	11/0	1,0
8h'2e	ADC/	COMP2	COMP1	ON	RTC	Charger	HF_PWR	ADC	ADC
01126	Status	OUT	OUT	R/O	Alarm	Present	R/O	Overflow	Data
	Register	R/O	R/O	11/0	R/O	R/O	1,70	R/O	Ready
	. 109.0101	,0	.,,		.,,	.,,		,0	R/O
	l	l	l	l		L	l	<u> </u>	, 0

Note 13: Registers h'0c, h'0d, h'2e and h'09 bits 3 and 4 are read only (R/O).

LP3941A Serial Port Communication Address Code 7h'7E (Continued)

TABLE 1. LP3941 Control and Data Codes (Continued)

Note 14: Register h'0d stores the status of ON, RTC_ALARM, CHG_IN and HF_PWR inputs at the time of PMIC power on event. The bits indicate why the device turned on, and are static after the power on incident.

ON = 1 means the ON-input was logic high at the moment of power-up-sequence start.

RTC_ALARM = 1 indicates that RTC_ALARM-input was logic high when the power-up-sequence started.

CHG_IN = 1 indicates that external battery charger initiated the power-up-sequence. This also implies that the battery is connected (BSNS = 0V) and that battery voltage is over 3.0V, because otherwise the circuit will not power up.

HF_POWER = 1 indicates HF_PWR was logic high when the power-up-sequence started.

0 in any register bit position means that the corresponding signal did not initiate the power-up sequence.

Multiple bits can be '1' at the same time if they simultaneously initiated the power-up-sequence.

Note 15: Register h'2e shows the current status of comparator outputs, ADC block, ON-, RTC_ALARM and HF_PWR-inputs. Bit 3 of the register indicates if a valid external battery charger is connected to the LP3941 at the moment. Register h'2e is dynamic and shows the current status of these variables at all times.

COMP1/2 OUT = 1 means the corresponding comparator input is > threshold (see comparator specification).

ON, RTC_ALARM, HF_PWR = 1 indicates corresponding input pins are logic high.

CHARGER_PRESENT means CHG_IN pin has valid voltage for charging. (See charger specification.)

Note 16: For description on the operation of ADC Overflow and ADC Data Ready bits please see ADC specifications.

Regulator Output Voltage Programming

The following table summarizes the supported output voltages for LP3941A. Default voltages after start-up sequence have been highlighted in **bold**.

Data Code	V _{O1} (V)	V _{O2} (V)	V _{O3} (V)	V _{O4} (V)	V _{O5} (V)	V _{O6} (V)	V ₀₇ (V)	V _{O8} (V)	(V)	V _{O10} (V)	V _{O11} (V)
4h'00	1.5	1.5	2.5	1.5	2.5	2.5	2.5	2.5	1.5	1.5	1.8
4h'01	1.6	1.6	2.6	1.6	2.6	2.6	2.6	2.6	1.6	1.6	1.9
4h'02	1.7	1.7	2.7	1.7	2.7	2.7	2.7	2.7	1.7	1.7	2.0
4h'03	1.8	1.8	2.8	1.8	2.8	2.8	2.8	2.8	1.8	1.8	2.1
4h'04	1.9	1.9	2.9	1.9	2.9	2.9	2.9	2.9	1.9	1.9	2.2
4h'05	2.0	2.0	3.0	2.0	3.0	3.0	3.0	3.0	2.0	2.0	2.3
4h'06	2.1	2.1	3.1	2.1	3.1	3.1	3.1	3.1	2.1	2.1	2.4
4h'07	2.2	2.2	3.2	2.2	3.2	3.2	3.2	3.2	2.2	2.2	2.5
4h'08	2.3	2.3		2.3					2.3	2.3	2.6
4h'09	2.4	2.4		2.4					2.4	2.4	2.7
4h'0a	2.5	2.5		2.5					2.5	2.5	2.8
4h'0b	2.6	2.6		2.6					2.6	2.6	2.9
4h'0c	2.7	2.7		2.7					2.7	2.7	3.0
4h'0d	2.8	2.8		2.8					2.8	2.8	3.1
4h'0e	2.9	2.9		2.9					2.9	2.9	3.2
4h'0f	3.0	3.0		3.0					3.0	3.0	3.3

Register Programming Examples

Example 1. Setting register h'00 value to 8h'ff' will enable LDOs 1-8.

Example 2. Setting register h'01 to 8h'8c' will set LDO9 output to 2.3V and LDO1 output to 2.7V. These voltages will appear at the LDO outputs if the corresponding LDOs have been enabled. Programming a voltage value to a LDO, which is off, will affect the LDO output voltage after the LDO is enabled. Enabling and programming the output voltage are separate operations.

Example 3. Setting register h'09 bit '0' to '1' will disable the main battery charger. Note that all register bits have to be programmed together. It is not possible to program individual bits alone. Writing into read only or unused bit positions does not affect those bits nor does it cause errors. Therefore to disable the main charger and to retain other bits in their default values on would write 8h'03'

ADC and Charger Programming

The following tables show how to select the main battery charger End-Of-Charge current limit, how to set the charger current limit and select a particular input for ADC measurement. Default values have been highlighted in **bold**.

EOC Current Selection Code						
SEL-1 SEL-0 I _{SET} (mA)						
0	1	0.1C				
1	0	0.15C				
1	1	0.2C				

A/D Input Selection Code							
MUX-1 MUX-0 Input							
0	0	V _{BATT}					
0	1	I _{CHG}					
1	0	BATT-ID (20 µA Scale)					

ADC and Charger Programming

(Continued)

A/D Input Selection Code						
MUX-1	MUX-1 MUX-0 Input					
1	1	BATT-ID (200 µA Scale)				

Charger Current Selection Code						
Data Code	I _{SET} (mA)					
4h'01	530					
4h'02	574					
4h'03	617					
4h'04	660					
4h'05	703					
4h'06	746					
4h'07	789					
4h'08	832					
4h'09	874					

The following table is the conversion table for main battery charger current measurement using the on-chip ADC. Temperature dependency is due to the temperature coefficient of the aluminum sense resistor. The ADC itself is temperature compensated as is the charging current in the main battery charger.

A/D Converter's Charge Current Output Code ADC Control Register Code 2h'0X								
Device Tempera	Device Temperature –40°C							
I _{CHARGE} (mA)	0	4.97		1262	1267			
Output Code h'00 h'01 h'fe h'ff								
Device Temperature +25°C								
I _{CHARGE} (mA) 0 3.95 1003 1007								
Output Code								

A/D Converter's Charge Current Output Code							
ADC Control Register Code 2h'0X							
Device Temperature +85°C							
I _{CHARGE} (mA) 0 3.27 831 834							
Output Code h'00 h'01 h'fe h'ff							

The next table shows the relationship between ADC output code and main battery voltage in ADC Battery Voltage Measurement Mode.

A/D Converter's Battery Voltage Output Code								
	ADC Control Register Code 2h'0X Battery Voltage (V) 3.000 3.006 4.494 4.500							
Output Code h'00 h'01 h'fe h'ff								

The battery ID resistor value can be determined using the following table in the two ADC Battery ID Modes.

Battery ID Detection Code ADC Control Register Code 2h'0X								
ID Resistor (kΩ)	ID Resistor (kΩ) Scale 1 (200 μA)							
	Data Code Range	Data Code Range						
0.22	h'00-h'12							
0.75	h'13-h'32							
1.8	h'33-h'65							
3.3	h'66-h'a7							
5.1	h'a8-h'ff							
10		h'1e-h'31						
15		h'32-h'49						
22		h'4a-h'6d						
33		h'6e-h'b0						
55		h'b1–h'ff						


ADC Block Functional Diagram

The ADC block provides four different functions on the LP3941A:


- Main battery voltage measurement
- Main battery charger charging current measurement
- Battery ID resistor resistance measurement with 200 μA sense current
- Battery ID resistor resistance measurement with 20 µA sense current

The following picture shows the implementation of these measurements with the ADC.


ADC Block Functional Diagram (Continued)



I²C Read and Write Sequences



Format to address LP3941A registers



Sr = repeated START condition

P = STOP condition


* transfer direction of the data and acknowledge bits depends on R/W bits

from slave to master

20094519


Combined read and write format.

Li-Ion Battery Charger Operation




Charging Profile

Note 17: (*) Battery charging termination voltage level, charging current and End-of-Charging current level are programmable. Battery charging termination voltage can be 4.1V or 4.2V (default). Maintenance charging start limit is 200 mV below the termination voltage level. End-of-Charging current level can be 20%, 15% or 10% (default) of maximum charging current. Picture shows typical situation with default programming. See LP3941A register map for programming details.




LP3941A Power-Up/Down Sequences



Power-up initiated by the ON-signal.

LP3941A Power-Up/Down Sequences (Continued)



Power-up initiated by hands free signal, RTC Alarm or charger insertion.

Note 18: If LDO1 does not reach 93% of nominal output level in 60 ms, LP3941A powers down.

Note 19: If PS_HOLD does not go high in 35 ms from RESET high, LP3941A powers down.

 $\textbf{Note 20:} \ \ \textbf{If UVLO occurs before the rising edge of the PS_HOLD, LP3941A powers down.}$

Note 21: If LDO1 output drops below 85% of nominal output level, LP3941A waits for 90 ms for it to recover to 93% (with $\overline{\text{RESET}}$ = '0') before powering down. If LDO1 output reaches 93%, power-up sequence resumes with 40 ms $\overline{\text{RESET}}$ delay.

Note 22: LP3941A powers down after PS_HOLD has been low for >35 ms continuously. ON-signal, HF_PWR, CHG_IN or RTC ALARM have no control over shutdown operation, but it has to be initiated using PS_HOLD.

Power-Up/Down Reason and Status Register Operation

Register h'0d stores the reason (the activating signal) for powering up the PMU. The possible inputs that can activate the LP3941 are the ON, HF_PWR, RTC ALARM and CHG_IN signals. The signal that activated the LP3941A will have its corresponding bit set to '1'. If multiple signals activate the PMU simultaneously then they are all marked with '1' in register h'0d.

Register h'2e maintains the current status of ON, HF_PWR and RTC_ALARM signals and indicates the presence of an external charger connected to the PMU. This register shows the current status of the inputs whereas h'0d indicates the reason for power-up and remains thereafter static until another power-up sequence occurs.

Register h'2e also indicates the status of the two comparator outputs and the status of the ADC as well.

Note that the bit indicating the presence of an external charger voltage in register h'2e differs provides different information than that in register h'0d. Register h'0d CHG_IN-bit is '1' if CHG_IN-pin was logic high at start-up. Register h'2e Charger Present-bit indicates whether the CHG_IN pin

voltage is within acceptable limits (4.5V \leq V_{CHG_IN} \leq 6.0V) for charging. If the V_{CHG_IN} is valid for charging then this bit in register h'2e is set to '1'.

Flowchart Operation

The power-up/power-down state machine is reset when VBATT pin is less than 2.1V. The state machine is reset into the POWEROFF state. In this state the UVLO in enabled. All other functions except the RTC_LDO are off.

If an external charger or hands free power is connected, the state machine advances to the EXTERNAL STANDBY state and waits for the battery voltage to reach 3.0V. When the battery voltage reaches 3.0V the state machine advances to the TURNON LDOs state. In the EXTERNAL STANDBY state UVLO is enabled.

If the battery voltage reaches 3.0V before hands free power or a charger is connected the state machine advances to the STANDBY state. The back-up battery charger is enabled. If the ON-key is pressed, a charger is inserted, hands free power is connected or the RTC_ALARM goes high the state machine advances to the TURNON LDOs state.

Once in the TURNON LDOs state LDOs 1, 3 and 5 are enabled. The state machine remains in this state until LDO1 output reaches 93% of its nominal value or 60 ms have

Flowchart Operation (Continued)

passed. If LDO1 reaches 93%, the state machine advances to the RESET OFF DELAY state. If 60 ms have passed before the 93% level is achieved, the state machine returns to the STANDBY state and waits for another wakeup source.

The RESET OFF DELAY state counts off 40 ms. If the battery voltage drops below the UVLO threshold of 2.5V, the state machine goes to the ENABLE RESET state and power down sequence. If LDO1 output drops below 85% of the nominal voltage the state machine returns to the TURNON LDOs state in an attempt to restart the LDO. If neither of these conditions occurs the state machine advances to the PS_HOLD DETECT state.


In the PS_HOLD DETECT, RESET is deasserted and the state machine waits 35 ms for the PS_HOLD signal to go high. If PS_HOLD goes high within 35 ms of RESET going low the state machine advances to the IDLE state. If PS_HOLD in still low after 35 ms the state machine goes to ENABLE RESET state and the power down sequence. If battery voltage pins drops below the UVLO threshold, the


state machine advances to the ENABLE RESET state and the power down sequence. If LDO1 output drops below its 85% point the state machine returns to the TURNON LDOs state in an attempt to try restart the LDOs.


The state machine remains in the IDLE state until PS_HOLD goes low for 35 ms. If PS_HOLD is low for less than 35 ms the state machine remains in the IDLE state. If PS_HOLD stays low for more than 35 ms, the state machine advances to the ENABLE RESET state and the power down sequence. If LDO1 output falls below its 85% point the state machine returns to the TURNON LDOs state in an attempt to restart the LDOs. The UVLO is disabled in the IDLE state. The back-up battery charger is on.


In the ENABLE RESET state RESET is asserted. After 60 ms all LDOs are turned off. UVLO as well as the back-up battery charger are on. Once LDO1 falls to its 85% point the state machine returns to the STANDBY state.

The RTC_LDO is powered by the back-up battery and is always on (unless specifically disabled via the I²C interface).










Physical Dimensions inches (millimeters) unless otherwise noted



48-Pin Leadless Leadframe Package NS Package Number LQA48B

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560